High Speed Radix 8 CORDIC Processor

Main Article Content

Smt. J. M. Rudagi Dr. Smt. S. S ubbaraman

Abstract

This paper presents high speed radix 8 CORDIC processor. Overall latency to estimate sine and cosine reduces 38% compared to that of radix 4 CORDIC processor. But hardware overhead increases due to additional adders and shifters required. The proposed design has been coded in Verilog and synthesized using Cadence RTL Encounter. PDP, EDP, and ADP parameters are estimated for radix 8 CORDIC processor and results are compared with respect to radix 4 CORDIC processor.

Article Details

How to Cite
RUDAGI, Smt. J. M.; UBBARAMAN, Dr. Smt. S. S. High Speed Radix 8 CORDIC Processor. ASIAN JOURNAL OF CONVERGENCE IN TECHNOLOGY, [S.l.], v. 3, n. 3, aug. 2017. ISSN 2350-1146. Available at: <http://asianssr.org/index.php/ajct/article/view/2836>. Date accessed: 21 oct. 2017.
Section
Articles