BHASALE, S. DESIGN AND TESTING OF MULTIPLIER CIRCUIT USING BIST FOR FPGA. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, v. 4, n. I, 15 abr. 2018.