M. kumar, K. Narayana, and D. Dharmireddy, “High Performance Approximate Multiplier using reversible logic gates”, AJCT, vol. 10, no. 3, pp. 1-5, Dec. 2024.