P. V and R. N, “Analysis and Comparison of Methods to Reduce Leakage Power and Latency to Improve Performance of VLSI Circuits”, AJCT, vol. 3, no. 3, Jan. 2018.