S. Bhasale, “DESIGN AND TESTING OF MULTIPLIER CIRCUIT USING BIST FOR FPGA”, AJCT, vol. 4, no. I, Apr. 2018.