V, P., and R. N. “Analysis and Comparison of Methods to Reduce Leakage Power and Latency to Improve Performance of VLSI Circuits”. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, Vol. 3, no. 3, Jan. 2018, http://asianssr.org/index.php/ajct/article/view/292.