Bhasale, S. (2018) “DESIGN AND TESTING OF MULTIPLIER CIRCUIT USING BIST FOR FPGA”, Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, 4(I). Available at: https://asianssr.org/index.php/ajct/article/view/498 (Accessed: 11November2026).