[1]
D. J. Vaddin, A. Kelkar, R. Hedavu, and A. Pise, “Brain status recognition using FPGA)”, AJCT, Apr. 2019.