High Speed Radix 8 CORDIC Processor

  • Smt. J.M. Rudagi
  • Dr. Smt. S. Subbaraman
Keywords: CORDIC, PDP, EDP, ADP

Abstract

This paper presents high speed radix 8 CORDIC processor. Overall latency to estimate sine and cosine reduces 38% compared to that of radix 4 CORDIC processor. But hardware overhead increases due to additional adders and shifters required. The proposed design has been coded in Verilog and synthesized using Cadence RTL Encounter. PDP, EDP, and ADP parameters are estimated for radix 8 CORDIC processor and results are compared with respect to radix 4 CORDIC processor.

References

1. J.Volder, ‟ The CORDIC Trigonometric Computing Technique”, IRE Trans On Electronic Computer, Vol, Ec8 No 3, pp330-334, Sept 1959. 2. J.S.Walther, ‟ A Unified Algorithm for Elementary functions”, spring joint Computer Conference, Vol 38, pp37-385, 1971. 3. Y.H.Hu,‟ The Quantization Effects of the CORDIC algorithm” ,IEEE Transaction on Signal Processing, Vol 40,No 4,1992,pp 834-844. 4. N.Takagi,S.Yajima,‟ Redundant CORDIC method with constant scale factor for sine and cosine computations”, IEEE Transaction Computers, Vol 40,No 9,pp 989-995,1991. 5. T.Aoki, H.Nagi, T.higuch, ‟ High Radix CORDIC algorithm for VLSI signal Processing”, Proceeding 1997 IEEE workshop on Signal Processing Systems pp 183-192, Nov 1997. 6. Antelo, brugera, ‟Redundant CORDIC Rotator based on CORDIC algorithm”, IEEE Transaction on computers, 1995. 7. J.D.Brugera, Antelo, E.L.Zapata, ‟ Design of pipelined radix 4 CORDIC processor”, Parallel Computing, Vol 19, Nov 7, pp729-744, 1993. 8. J.Villaba,J.A.Hidalgo,Antelo,J.Dbrugera,‟ CORDIC Architectures With Parallel Compensation Of Scale Factor”, In Proceedings Of The International Conference On Application Specific Array Processors,pp258-269,July 1995. 9. B. Lakshmi, A.S.Dhar ,‟Low Latency VLSI architectures for radix 4 CORDIC processor ”, IEEE region 10 colloquium and Third International Conference on Industrial and Information Systems, Kharagpur , India, Dec 810,2008. 10. A. Gonzalez, P.Mazumdar, ‟Redundant arithmetic, algorithm and implementation”. 11. Parhi, K. K., “VLSI Digital Signal Processing Systems: Design and Implementation”, Wiley, 1999.
12. Hwang, K., “Computer Arithmetic: Principles, Architectures and Design”, Wiley, 1979. 13. Guyot, A., Herreros, Y., Muller, J., “JANUS, an on-line multiplier/divider for manipulating large numbers”, in Proc. of 9th Symposium on Computer Arithmetic, pp. 106 – 111, 1989. 14. “ISE Simulator”, Xilinx incorporation San Jose U.S.A, 2011. 15. J.M.Rudagi, S .Subbaraman, “Performance analysis and FPGA implementation of radix 2 and Radix 4 CORDIC”, International Journal of Engineering, Science and Innovation Technology, ISSN No: 2319-5967(ISO: 9001:2008 Certified). 16. J.M.Rudagi, S.Subbaraman, “FPGA implementation of Redundant CORDIC processor”, First international conference on Recent Innovation in Engineering and Technology, Bhalki, karnataka, India 11th -12th Nov 2016.
Published
2018-01-07
How to Cite
Rudagi, S. J., & Subbaraman, D. S. S. (2018). High Speed Radix 8 CORDIC Processor. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, 3(3). Retrieved from http://asianssr.org/index.php/ajct/article/view/264
Section
Article

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.