High Performance Approximate Multiplier using reversible logic gates

  • M.Narendra kumar
  • K.Lakshmi Narayana
  • Dr.Ajaykumar Dharmireddy
Keywords: Reversible logic; appoximate multiplier; low power; error-resilient;

Abstract

Reversible logic has previously been shown to cause higher power consumption and a significant amount of dissipated energy because of information loss in standard design methods. This project describes the approximate multiplier using Reversible logic gates. In this design, the reversible logic gates replace the half adder and full adders in the multiplier. It uses two RG(Reversible Gate) in place of single reversible gate. So that it reduces the garbage value produced, which helps to decrease the overall delay and power consumption. The proposed Approximate Multiplier uses the product’s least significant half as a constant compensation term and the remaining half is precisely calculated. This can be a effective alternative for exact multipliers in practical error-resilient applications and Digital Image Processing.

References

[1]. M. Ha and S. Lee, “Multipliers with approximate 4–2 compressors and error recovery modules,” IEEE Embedded Syst. Lett., vol. 10, no. 1, pp. 6–9, Mar. 2018.
[2]. Dharmireddy, A., Chakradhar, A., Akram, S.V., Deepak, R.S., Akash, S., Rajasekhar, T. and Anatha, T., 2024, June. Dermatological disease detection and preventative measures using deep convolution neural networks. In AIP Conference Proceedings (Vol. 2971, No. 1). AIP Publishing.
[3]. Ajaykumar Dharmireddy, Sreenivasarao Ijjada , "Performance Analysis of Variable Threshold Voltage (ΔVth) Model of Junction less FinTFET". IJEER,Vol. 11,issue 2, pp.323-327. 2023. DOI: 10.37391/IJEER.110211
[4]. K.Kiran kumar, Ajaykumar Dharmireddy “Design of ALU using Reversible Logic Gates” International Journal For Technological Research In Engineering, Vol. 2 ,.issue.3, 2014.
[5]. AjaykumarvDharmireddy, Sreenivasa Rao Ijjada, I.Hemalatha“ Performance Analysis of Various Fin Patterns of Hybrid Tunnel FET” International journal of electrical and electronics research(IJEER) ,Vol.10(4),pp. 806–810, 2022.
[6]. J.Mohana Prithvi, Ajaykumar Dharmireddy “Multitrack Simulator Implementation in FPGA for ESM System” International Journal of Electronics Signals and Systems,29th Sep 2013,pp.81-84.
[7] A. Dharmireddy, M. Greeshma, S. Chalasani, S. T. Sriya, S. B. Ratnam and S. Sana, "Azolla Crop Growing Through IOT by Using ARM CORTEX-M0," 2023 3rd International conference on Artificial Intelligence and Signal Processing (AISP), Vijayawada, India, 2023, pp. 1-5, doi: 10.1109/AISP57993.2023.10135032.
[8]. Dharmireddy, A. and Gottipalli, M.D., 2023. Social Networking Sites Fake Profiles Detection Using Machine Learning Techniques. Asian Journal For Convergence In Technology (AJCT) ISSN-2350-1146, 9(3), pp.09-15.
[9]. Dharmireddy, A., Gadi, N., Hundi, S. and Adupa, C., 2023. Street Light Controller Including Automatic Traffic Light Controller System Implementation on FPGA. International Journal on Recent and Innovation Trends in Computing and Communication, 11(9), pp.10-17762..
[10] Ajay kumar Dharmireddy, P Srinivasulu, M Greeshma, K Shashidhar “Soft Sensor-Based Remote Monitoring System for Industrial Environments” Blockchain Technology for IoT and Wireless Communications, CRC Press, pp.103-112, 2024
[11] K Shashidhar, Ajay kumar Dharmireddy, Ch Madhava Rao “Anti-Theft Fingerprint Security System for Motor Vehicles” Blockchain Technology for IoT and Wireless Communications, CRC Press, pp.89-102, 2024.
[12]. V. Lakshma Reddy , H. Sudhakar , Ajaykumar Dharmireddy “Realization of Redundant Binary Multiplier with Modified Partial Product Generator Using Verilog” International Journal of Scientific Research in Computer Science, Engineering and Information Technology, Vol.2,Issue 6 ,Dec 2017, pp. 924-927
[13]. Ajaykumar Dharmireddy, Sreenivasa Rao Ijjada “High Switching Speed and Low Power Applications of Hetro Junction Double Gate (HJDG) TFET” IJEER ,Vol.11 issue no.2,pp. 596–600, 2023.
[14]. D.Govardhan Reddy, Ajaykumar Dharmireddy “Design of High Throughput AXI Compliant DDR3 Controller” International Journal of Advance Electrical and Electronics Engineering (IJAEEE), Volume-4 Issue-2, 2015, pp. 31-36
[15]. Dharmireddy, A.K., Ravikumar, M. and Kumar, B.V., 2024. Identifying Chronic Kidney Failure through Machine Learning. i-Manager's Journal on IoT and Smart Automation, 2(1), p.1..
[16].Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and analysis of approximate compressors for multiplication,” IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015.
[17]. A. G. M. Strollo, D. De Caro, E. Napoli, N. Petra, and G. Di Meo, “Low-power approximate multiplier with error recovery using a new approximate 4-2 compressor,” in Proc. IEEE Int. Symp. Circuits Syst., 2020, pp. 1–4.
[18]. M.S.Ansari, H.Jiang, B.F.Cock burn, and J.Han,“Low-power approximate multipliers using encoded partial products and approximate compressors,” IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 8, no. 3, pp. 404–416, Sep. 2018.
[19].D. Esposito, A. G. M. Strollo, E. Napoli, D. De Caro, and N. Petra, “Approximate multipliers based on new approximate compressors,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 65, no. 12, pp. 4169–4182, Dec. 2018.
Published
2024-12-18
How to Cite
kumar, M., Narayana, K., & Dharmireddy, D. (2024). High Performance Approximate Multiplier using reversible logic gates. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, 10(3), 1-5. https://doi.org/10.33130/AJCT.2024v10i03.007

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.