Effective Low Power Testing strategy with respect to Built in Self-Test(BIST): A Survey

  • Swati Agrawal University of Pune
  • Dharmendra Kumar Singh
Keywords: BIST, IC, VLSI

Abstract

Low-power VLSI circuits are indispensable for modern electronic devices, and numerous hardware/softwarebased techniques have been developed for drastically reducing functional power dissipation. However, testing such low-power devices has increasingly become a severe challenge, especially in at-speed scan testing. The reason is that functional constraints with respect to circuit operations and clocking are mostly ignored in at-speed scan testing, which may result in test power that is 3X to 8X higher than functional power. This paper presents different low power techniques which can be applied to reducing the test power of Built in Self Test (BIST) circuits used for various digital IC’s.

References

[1] Abramovici M, Breuer M A, and Friedman A D.Digital Systems Testing and Testable Design. Computer Science Press, New York. NY; 1990. [2] Bardell P H, McAnney W H and Savir J. Built-In Test for VLSI: Pseudo-Random Techniques. Johh Wiley & Sons. New York. NY;1987. [3] Zorian, Psarakis, Paschalis, Kranitis and Gizopoulos. Low Power/Energy BIST Scheme for DataPaths: VLSI Test Symposium.VLSI; 2000. p.23 -28. [4] Corno F, Rebaudengo M, Reorda M. S, Squillero G and Violante M . Low power BIST via non-linear hybrid cellular automata: 18th VLSI Test Symposium.VLSI;2000.p. 29-34. [5] Zorian Y, A distributed BIST control scheme for complex VLSI devices: VLSI Test Symposium. Digest of Papers. Eleventh Annual IEEE; 1993.p.4-9. [6] Wang S and Gupta S K. DS-LFSR. A New BIST TPG for Low Heat Dissipation. In:Proceedings of the International Test Conference;1997.p. 848-857. [7] Tenentes V, Kavousianos X, Kalligeros E. Single and Variable-State-Skip LFSRs Bridging the Gap Between Test Data Compression and Test Set Embedding for IP Cores. IEEE Transactions ComputerAided Design of Integrated Circuits and Systems. 2010;29(10) :1640-1644. [8] Hellebrand S, Rajski J, Tarnick S,Venkataraman S, Courtois B. Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers. IEEE Transaction on Computers 1995;44( 2): 223-233. [9] Savir J and McAnney W. A Multiple Seed Linear Feedback Shift Register.IEEE Transaction on Computers 1992; 41( 2): 250-252. [10] Koenemann B. LFSR-Coded Test Patterns for Scan Design.In: Proceedings. of European Test Conference. Germany; 1991.p. 237-242. [11] Barnhart.C, Brunkhorst V, Distler F, Farnsworth O, Keller B, Koenemann B.OPMISR. The foundation for compressed
ATPG vectors.In: Proceedings of International Test Conference;2001.p. 748– 757. [12] Girard p, Landrault C, Moreda V, Pravossoudovitch S.An optimized IST test pattern generator for delay testing.In Proceeding of Very Large Scale Integration Test Symposium;1997.p. 94–100. [13] Chakrabarty K, Murray B T, Iyengar V. Built-in Test Pattern Generation For High- Performance Circuits Using Twisted- Ring Counters.In: Proceeding of 17th IEEE VLSI Test Symposium. USA; April 1999.p. 22-27. [14] Chiusano S, Prinetto P ,Wunderlich H J.Non-Intrusive BIST for Systems-on-a- Chip.In:Proceeding of International Test Conference. USA; October 2000. p. 644651. [15] Stroele P & Mayer F.Methods to Reduce Test Application Time for Accumulatorbased Self-Test.In Proceeding of 15th IEEE VLSI Test Symposium.USA; April-May 1997.p. 48-53. [16] Kalligeros E, Kavousianos X, Bakalis D, Nikolos D. An efficient seeds selection method for LFSR-based test-per-clock BIST;2002. [17] E. Atoofian, S. Hatami, Z. Navabi, M. Alisaface and A. Afzali-Kusha," A New Low-Power Scan-Path Architecture," IEEE International Symposium, Vol.5, pp.5278 - 5281, 23-26 May 2005 [18] Dr.K.Gunavathi,Mr.K.ParamasivaM,Ms.P.S ubashini Lavanya, M.Umamageswaran," A novel BIST TPG for testing of VLSI circuits", IEEE International Conference on Industrial and Information Systems, pp.8 - 11, August 2006. [19] F. Corno, P. Prinetto, M. Rebaudengo, M. Sonza Reorda," A Test Pattern Generation methodology for low power consumption," pp.1-5, 2008.
Published
2018-03-20
How to Cite
Agrawal, S., & Singh, D. (2018). Effective Low Power Testing strategy with respect to Built in Self-Test(BIST): A Survey. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, 3(3). Retrieved from https://asianssr.org/index.php/ajct/article/view/207
Section
Article

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.